Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
Table 58: DSP48E1 Switching Characteristics (Cont’d)
Speed Grade
Symbol
Description
-3
-2
-1
(XC)
-1
(XQ)
-1L
Units
Maximum Frequency
F MAX
F MAX_PATDET
F MAX_MULT_NOMREG
F MAX_MULT_NOMREG_PATDET
F MAX_PREADD_MULT_NOADREG
F MAX_PREADD_MULT_NOADREG_PATDET
F MAX_NOPIPELINEREG
F MAX_NOPIPELINEREG_PATDET
With all registers used
With pattern detector
Two register multiply without
MREG
Two register multiply without
MREG with pattern detect
Without ADREG
Without ADREG with pattern
detect
Without pipeline registers
(MREG, ADREG)
Without pipeline registers
(MREG, ADREG) with pattern
600
551
356
327
398
398
266
250
540
483
311
286
347
347
233
219
450
408
262
241
292
292
196
184
450
408
262
241
292
292
196
184
410
356
224
211
254
254
171
160
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
detect
Configuration Switching Characteristics
Table 59: Configuration Switching Characteristics
Symbol
Description
-3
Speed Grade
-2 -1
-1L
Units
Power-up Timing Characteristics
T PL (1)
T POR (1)
T ICCK
T PROGRAM
Program Latency
Power-on-Reset
CCLK (output) delay
Program Pulse Width
5
15/55
400
250
5
15/55
400
250
5
15/55
400
250
5
15/60
400
250
ms, Max
ms, Min/Max
ns, Min
ns, Min
Master/Slave Serial Mode Programming Switching
T DCCK /T CCKD
T DSCCK /T SCCKD
T CCO
F MCCK
F MCCKTOL
F MSCCK
DIN Setup/Hold, slave mode
DIN Setup/Hold, master mode
DOUT at 2.5V
DOUT at 1.8V
Maximum CCLK frequency, serial modes
Frequency Tolerance, master mode with respect to
nominal CCLK.
Slave mode external CCLK
4.0/0.0
4.0/0.0
6
6
105
55
100
4.0/0.0
4.0/0.0
6
6
105
55
100
4.0/0.0
4.0/0.0
6
6
105
55
100
4.5/0.0
5.0/0.0
7
7
70
60
100
ns, Min
ns, Min
ns, Max
ns, Max
MHz, Max
%
MHz
SelectMAP Mode Programming Switching
T SMDCCK /T SMCCKD
T SMCSCCK /T SMCCKCS
SelectMAP Data Setup/Hold
CSI_B Setup/Hold
4.0/0.0
4.0/0.0
4.0/0.0
4.0/0.0
4.0/0.0
4.0/0.0
5.5/0.0
5.5/0.0
ns, Min
ns, Min
T SMCCKW /T SMWCCK
RDWR_B Setup/Hold
10.0/0.0 10.0/0.0 10.0/0.0 16.0/0.0
ns, Min
T SMCKCSO
T SMCO
CSO_B clock to out
(330 Ω pull-up resistor required)
CCLK to DATA out in readback at 2.5V
CCLK to DATA out in readback at 1.8V
6
6
6
6
6
6
6
6
6
7
7
7
ns, Max
ns, Max
ns, Max
DS152 (v3.6) March 18, 2014
Product Specification
49
相关PDF资料
EK-V7-VC707-CES-G VIRTEX-7 VC707 EVAL KIT
EK-Z7-ZC702-CES-G ZYNQ-7000 EPP ZC702 EVAL KIT
EL1848IYZ-T7 IC LED DRIVR WHITE BCKLGT 8-MSOP
EL7156CSZ IC DRIVER PIN 40MHZ 3STATE 8SOIC
EL7158ISZ IC DVR PIN 40MHZ 3STATE 8-SOIC
EL7222CSZ IC DVR HS DUAL MOSFET 8-SOIC
EL7242CSZ IC DVR HS DUAL MOSFET 8-SOIC
EL7243CMZ-T13 IC CCD DRIVER DUAL HS 20-SOIC
相关代理商/技术参数
EK-V7-VC707-CES-G 功能描述:VIRTEX-7 VC707 EVAL KIT RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-CES-G-J 功能描述:VIRTEX-7 VC707 EVAL KIT JAPAN RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-7 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EK-V7-VC707-G 制造商:Xilinx 功能描述:VIRTEX-7 FPGA VC707 EVALUATION KIT - Boxed Product (Development Kits) 制造商:Xilinx 功能描述:KIT EVAL VIRTEX7 VC707 制造商:Xilinx 功能描述:VIRTEX-7 VC707 FPGA EVAL KIT
EK-V7-VC707-G-J 制造商:Xilinx 功能描述:KIT EVAL VIRTEX7 VC707 JAPAN
EKWF111 功能描述:WiFi/802.11开发工具 WF111 SDIO Eval kit RoHS:否 制造商:Roving Networks 产品:Evaluation Boards 工具用于评估:RN-171 支持协议:802.11 b/g 频率:2.4 GHz 接口类型:UART 工作电源电压:2 V to 16 V
EKWT11-A 功能描述:蓝牙/802.15.1 开发工具 EKWT11-A RoHS:否 制造商:Panasonic Electronic Components 产品:Bluetooth Evaluation Kit 工具用于评估:PAN1721 频率:2.4 GHz 接口类型:I2C 工作电源电压:2 V to 3.6 V
EKWT11-E 功能描述:蓝牙/802.15.1 开发工具 EKWT11-E RoHS:否 制造商:Panasonic Electronic Components 产品:Bluetooth Evaluation Kit 工具用于评估:PAN1721 频率:2.4 GHz 接口类型:I2C 工作电源电压:2 V to 3.6 V
EKWT11i-A 功能描述:蓝牙/802.15.1 开发工具 WT11i A Eval Kit RoHS:否 制造商:Panasonic Electronic Components 产品:Bluetooth Evaluation Kit 工具用于评估:PAN1721 频率:2.4 GHz 接口类型:I2C 工作电源电压:2 V to 3.6 V